




- F1 Foot
- F2 Foot
- F3 Foot
- F4 Foot

Title <b>Cora Z7</b>		Rev <b>B.1</b> Copyright 2018
Circuit PMods, User I/O		
Doc#	500-370	
Engineer	MTA/IC	
Author	GMA	
Date	4/5/2018	
Sheet#	1 out of 11	



ANALOG




IOH





IOL



POWER




SPI



Note: Terminate N signals next to Analog Header


Title	Cora Z7	Rev	B.1
			Copyright 2018
Circuit	CHiPkiT IO		
Doc#	500-370		
Engineer	MTA/IC		
Author	GMA		
Date	4/5/2018		
Sheet#	2 out of 11		





Title		Rev
<b>Cora Z7</b>		<b>B.1</b>
Circuit		Ethernet and SD Card
Doc#	500-370	Author
Engineer	MTA/IC	Date
Author	GMA	Sheet#
Date	4/5/2018	3 out of 11









Title		Rev
<b>Cora Z7</b>		<b>B.1</b>
Circuit		Copyright 2018
USB HOST		
Doc#	500-370	
Engineer	MTA/IC	
Author	GMA	
Date	4/5/2018	
Sheet#	4 out of 11	




This Page Intentionally Left Blank



Title <b>Cora Z7</b>		Rev <b>B.1</b> Copyright 2018
Circuit FPGA Configuration		
Doc# 500-370		
Engineer MTA/IC		
Author GMA		
Date 4/5/2018		
Sheet# 6 out of 11		





Title		Rev
Cora Z7		B.1
Circuit		DDR and MIO Banks
Doc#	500-370	Copyright 2018
Engineer	MTA/IC	
Author	GMA	
Date	4/5/2018	
Sheet#	7 out of 11	



VCC3V3


BANK 34		IC12B	
IO_0_34	R19	USER_DIO6	
IO_L1P_T0_34	T11	JB2_P	
IO_L1N_T0_34	T10	JB2_N	
IO_L2P_T0_34	T12	CK_MOSI	
IO_L2N_T0_34	T12	CK_IO27	
IO_L3P_T0_DQS_PUDC_B_34	U13	CK_IO28	
IO_L3N_T0_DQS_34	V13	CK_IO1	
IO_L4P_T0_34	W13	JB4_P	
IO_L4N_T0_34	T14	CK_IO2	
IO_L5P_T0_34	T15	CK_IO3	
IO_L5N_T0_34	P14	CK_A5	
IO_L6P_T0_34	R14	CK_IO7	
IO_L6N_T0_VREF_34	Y16	JA2_P	
IO_L7P_T1_34	Y17	JA2_N	
IO_L7N_T1_34	W14	JB1_P	
IO_L8P_T1_34	Y14	JB1_N	
IO_L8N_T1_34	T16	CK_IO30	
IO_L9P_T1_DQS_34	U17	CK_IO31	
IO_L9N_T1_DQS_34	V15	CK_IO29	
IO_L10P_T1_34	W15	CK_MISO	
IO_L10N_T1_34	U14	CK_IO0	
IO_L11P_T1_SRCC_34	U15	CK_IO10	
IO_L11N_T1_SRCC_34	U18	JA3_P	
IO_L12P_T1_MRCC_34	U19	JA3_N	
IO_L12N_T1_MRCC_34	N18	CK_IO8	
IO_L13P_T2_MRCC_34	P19	USER_DIO5	
IO_L13N_T2_MRCC_34	N20	USER_DIO3	
IO_L14P_T2_SRCC_34	P20	USER_DIO4	
IO_L14N_T2_SRCC_34	T20	USER_DIO7	
IO_L15P_T2_DQS_34	U20	USER_DIO9	
IO_L15N_T2_DQS_34	V20	USER_DIO10	
IO_L16P_T2_34	W20	USER_DIO11	
IO_L16N_T2_34	Y18	JA1_P	
IO_L17P_T2_34	Y19	JA1_N	
IO_L17N_T2_34	V16	JB3_P	
IO_L18P_T2_34	W16	JB3_N	
IO_L18N_T2_34	R16	CK_IO26	
IO_L19P_T3_34	R17	CK_IO6	
IO_L19N_T3_VREF_34	T17	CK_IO32	
IO_L20P_T3_34	R18	CK_IO33	
IO_L20N_T3_34	V17	CK_IO4	
IO_L21P_T3_DQS_34	V18	CK_IO5	
IO_L21N_T3_DQS_34	W18	JA4_P	
IO_L22P_T3_34	W19	JA4_N	
IO_L22N_T3_34	N17	CK_IO35	
IO_L23P_T3_34	P18	CK_IO34	
IO_L23N_T3_34	P15	CK_SDA	
IO_L24P_T3_34	P16	CK_SCL	
IO_L24N_T3_34	T19	USER_DIO8	
IO_25_34			

IC12B

VCC3V3




BANK 35		IC12C	
IO_0_35	G14	LED1_B	
IO_L1P_T0_AD0P_35	C20	ADO_P	
IO_L1N_T0_AD0N_35	B20	ADO_N	
IO_L2P_T0_AD8P_35	B19	AD8_P	
IO_L2N_T0_AD8N_35	A20	AD8_N	
IO_L3P_T0_DQS_AD1P_35	E17	CK_AN0_P	
IO_L3N_T0_DQS_AD1N_35	D18	CK_AN0_N	
IO_L4P_T0_35	D20	BTN1	
IO_L4N_T0_35	D20	BTN0	
IO_L5P_T0_AD9P_35	E18	CK_AN1_P	
IO_L5N_T0_AD9N_35	E19	CK_AN1_N	
IO_L6P_T0_35	F16	CK_SS	
IO_L6N_T0_VREF_35	F17	CK_A0	
IO_L7P_T1_AD2P_35	M19	USER_DIO2	
IO_L7N_T1_AD2N_35	M20	CK_IOA	
IO_L8P_T1_AD10P_35	M17	CK_IO36	
IO_L8N_T1_AD10N_35	M18	CK_IO9	
IO_L9P_T1_DQS_AD3P_35	L19	USER_DIO1	
IO_L9N_T1_DQS_AD3N_35	L20	CK_IO41	
IO_L10P_T1_AD11P_35	K19	USER_DIO12	
IO_L10N_T1_AD11N_35	T19	CK_A1	
IO_L11P_T1_SRCC_35	L16	CK_A3	
IO_L11N_T1_SRCC_35	L17	CK_IO37	
IO_L12P_T1_MRCC_35	K17	CK_A2	
IO_L12N_T1_MRCC_35	K18	CK_IO11	
IO_L13P_T2_MRCC_35	H16	SYSCLK	
IO_L13N_T2_MRCC_35	H17	CK_IO38	
IO_L14P_T2_AD4P_SRCC_35	F18	CK_IO2	
IO_L14N_T2_AD4N_SRCC_35	H18	CK_IO39	
IO_L15P_T2_DQS_AD12P_35	F19	AD12_P	
IO_L15N_T2_DQS_AD12N_35	F20	AD12_N	
IO_L16P_T2_35	G17	LEDO_G	
IO_L16N_T2_35	G18	CK_IO40	
IO_L17P_T2_AD5P_35	T20	CK_AN4_P	
IO_L17N_T2_AD5N_35	H20	CK_AN4_N	
IO_L18P_T2_AD13P_35	G19	CK_AN5_P	
IO_L18N_T2_AD13N_35	G20	CK_AN5_N	
IO_L19P_T3_VREF_35	H15	CK_SCK	
IO_L20P_T3_AD6P_35	G15	CK_IO13	
IO_L20N_T3_AD6N_35	K14	CK_AN2_P	
IO_L21P_T3_DQS_AD14P_35	J14	CK_AN2_N	
IO_L21N_T3_DQS_AD14N_35	N15	LEDO_R	
IO_L22P_T3_AD7P_35	L14	LED1_G	
IO_L22N_T3_AD7N_35	L15	LEDO_B	
IO_L23P_T3_35	M14		
IO_L23N_T3_35	M15	LED1_R	
IO_L24P_T3_AD15P_35	K16	CK_AN3_P	
IO_L24N_T3_AD15N_35	J16	CK_AN3_N	
IO_25_35	J15	CRYPTO_SDA	

IC12C







Title		Rev
<b>Cora Z7</b>		<b>B.1</b>
Circuit		Copyright 2018
FPGA Banks, Anti Alias Filters		
Doc#	500-370	
Engineer	MTA/IC	
Author	GMA	
Date	4/5/2018	
Sheet#	8 out of 11	








Title		Rev
<b>Cora Z7</b>		<b>B.1</b>
Circuit		Copyright 2018
FPGA Power		
Doc#	500-370	
Engineer	MTA/IC	
Author	GMA	
Date	4/5/2018	
Sheet#	9 out of 11	





Title <b>Cora Z7</b>		Rev <b>B.1</b> Copyright 2018
Circuit DDR3L Memory		
Doc# 500-370		
Engineer MTA/IC		
Author GMA		
Date 4/5/2018		
Sheet# 10 out of 11		








VCCINT Voltage Configuration

R240	R245	VCCINT
Load	No Load	1.0V
No Load	Load	0.95V

DDR Voltage Configuration

R241	R246	DDRVCC
Load	No Load	1.5V
No Load	Load	1.35V



Title		Rev
<b>Cora Z7</b>		<b>B.1</b>
Circuit		Copyright 2018
Power Regulation		
Doc#	500-370	
Engineer	MTA/IC	
Author	GMA	
Date	4/5/2018	
Sheet#	11 out of 11	