

DM5483/DM7483 4-Bit Binary Adders with Fast Carry

General Description

These full adders perform the addition of two 4-bit binary numbers. The sum (Σ) outputs are provided for each bit and the resultant carry (C_4) is obtained from the fourth bit. These adders feature full internal look ahead across all four bits. This provides the system designer with partial look-ahead performance at the economy and reduced package count of a ripple-carry implementation.

The adder logic, including the carry, is implemented in its true form meaning that the end-around carry can be accomplished without the need for logic or level inversion.

Features

- Full-carry look-ahead across the four bits
- Systems achieve partial look-ahead performance with the economy of ripple carry


- Typical add times
 - Two 8-bit words 23 ns
 - Two 16-bit words 43 ns
- Typical power dissipation per 4-bit adder 290 mW

Absolute Maximum Ratings (Note 1)

Supply Voltage	7V
Input Voltage	5.5V
Storage Temperature Range	- 65°C to 150°C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device can not be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Connection Diagram


5483 (J)
7483 (N)

Recommended Operating Conditions

Sym	Parameter	DM5483			DM7483			Units
		Min	Nom	Max	Min	Nom	Max	
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.8			0.8	V
I _{OH}	High Level Output Current (Output C4)			-0.4			-0.4	mA
	High Level Output Current—Other Outputs			-0.8			-0.8	
I _{OL}	Low Level Output Current (Output C4)			8			8	mA
	Low Level Output Current—Other Outputs			16			16	
T _A	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Sym	Parameter	Conditions	Min	Typ (Note 1)	Max	Units	
V _I	Input Clamp Voltage	V _{CC} = Min, I _I = -12 mA			-1.5	V	
V _{OH}	High Level Output Voltage	V _{CC} = Min, I _{OH} = Max V _{IL} = Max, V _{IH} = Min	2.4	3.4		V	
V _{OL}	Low Level Output Voltage	V _{CC} = Min, I _{OL} = Max V _{IH} = Min, V _{IL} = Max		0.2	0.4	V	
I _I	Input Current @ Max Input Voltage	V _{CC} = Max, V _I = 5.5V			1	mA	
I _{IH}	High Level Input Current	V _{CC} = Max, V _I = 2.4V			80	μA	
I _{IL}	Low Level Input Current	V _{CC} = Max, V _I = 0.4V			-3.2	mA	
I _{OS}	Short Circuit Output Current (Output C4)	V _{CC} = Max (Note 2)	DM54	-20		-55	mA
			DM74	-18		-55	
	Short Circuit Output Current (Other Outputs)	V _{CC} = Max (Note 2)	DM54	-20		-70	
			DM74	-18		-70	
I _{CC}	Supply Current	V _{CC} = Max (Note 3)		58	79	mA	

Note 1: All typicals are at V_{CC} = 5V, T_A = 25°C.

Note 2: Not more than one output should be shorted at a time.

Note 3: I_{CC} is measured with all outputs open and all inputs at 4.5V.

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^\circ C$ (See Section 1 for Test Waveforms and Output Load)

Parameter	From (Input) To (Output)	$R_L = 400\Omega$ $C_L = 15\text{ pF}$			Units
		Min	Typ	Max	
t_{PHL} Propagation Delay Time High to Low Level Output	C0 to $\Sigma 1, \Sigma 2$		20	32	ns
t_{PLH} Propagation Delay Time Low to High Level Output	C0 to $\Sigma 1, \Sigma 2$		22	32	ns
t_{PHL} Propagation Delay Time High to Low Level Output	C0 to $\Sigma 3$		22	38	ns
t_{PLH} Propagation Delay Time Low to High Level Output	C0 to $\Sigma 3$		28	47	ns
t_{PHL} Propagation Delay Time High to Low Level Output	C0 to $\Sigma 4$		28	47	ns
t_{PLH} Propagation Delay Time Low to High Level Output	C0 to $\Sigma 4$		28	47	ns
t_{PHL} Propagation Delay Time High to Low Level Output	A_i, B_i to Σ_i			33	ns
t_{PLH} Propagation Delay Time Low to High Level Output	A_i, B_i to Σ_i			38	ns
t_{PHL} Propagation Delay Time High to Low Level Output	C0 to C4		12	19	ns
t_{PLH} Propagation Delay Time Low to High Level Output	C0 to C4		12	19	ns
t_{PHL} Propagation Delay Time High to Low Level Output	A_i, B_i to C4		12	19	ns
t_{PLH} Propagation Delay Time Low to High Level Output	A_i, B_i to C4		12	19	ns

