

Distributed by:

JAMECO[®]
ELECTRONICS

www.Jameco.com ♦ 1-800-831-4242

The content and copyrights of the attached
material are the property of its owner.


Jameco Part Number 52193OKI

MSM81C55-5RS/GS/JS**2048-Bit CMOS STATIC RAM WITH I/O PORTS AND TIMER****GENERAL DESCRIPTION**


The MSM81C55-5 has a 2k-bit static RAM (256 bytes) with parallel I/O ports and a timer. It uses silicon gate CMOS technology and consumes a standby current of 100 micro ampere, maximum, while the chip is not selected. Featuring a maximum access time of 400 ns, the MSM81C55-5 can be used in an MSM80C85AH system without using wait states. The parallel I/O consists of two 8-bit ports and one 6-bit port (both general purpose). The MSM81C55-5 also contains a 14-bit programmable counter/timer which may be used for sequence-wave generation or terminal count-pulsing.

FEATURES

- High speed and low power achieved with silicon gate CMOS technology
- 256 words x 8bits RAM
- Single power supply, 3 to 6 V
- Completely static operation
- On-chip address latch
- 8-bit programmable I/O ports (port A and B)
- TTL Compatible
- RAM data hold characteristic at 2 V
- 6-bit programmable I/O port (port C)
- 14-bit programmable binary counter/timer
- Multiplexed address/data bus
- Direct interface with MSM80C85AH
- 40-pin Plastic DIP (DIP40-P-600-2.54): (Product name: MSM81C55-5RS)
- 44-pin Plastic QFJ (QFJ44-P-S650-1.27): (Product name: MSM81C55-5JS)
- 44-pin Plastic QFP (QFP44-P-910-0.80-2K): (Product name: MSM81C55-5GS-2K)

FUNCTIONAL BLOCK DIAGRAM

PIN CONFIGURATION (TOP VIEW)



ABSOLUTE MAXIMUM RATING

Parameter	Symbol	Conditions	Rating			Unit
			MSM81C55-5RS	MSM81C55-5GS	MSM81C55-5JS	
Power Supply Voltage	V_{CC}	Referenced to GND	-0.5 to +7			V
Input Voltage	V_{IN}		-0.5 to $V_{CC} + 0.5$			V
Output Voltage	V_{OUT}		-0.5 to $V_{CC} + 0.5$			V
Storage Temperature	T_{STG}	—	-55 to +150			°C
Power Dissipation	P_D	$T_a = 25^\circ\text{C}$	1.0	0.7	1.0	W

OPERATING CONDITION

Parameter	Symbol	Range	Unit
Power Supply Voltage	V_{CC}	3 to 6	V
Operating Temperature	T_{OP}	-40 to +85	°C

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min.	Typ.	Max.	Unit
Power Supply Voltage (81C55)	V_{CC}	4.5	5	5.5	V
Operating Temperature (81C55)	T_{OP}	-40	+25	+85	°C
"L" Level Input	V_{IL}	-0.3	—	+0.8	V
"H" Level Input	V_{IH}	2.2	—	$V_{CC} + 0.3$	V
Supply Voltage (81C55-5)	V_{CC}	4.75	5	5.25	V
Operating Temperature (81C55-5)	V_{OP}	-40	+25	+70	°C

DC CHARACTERISTICS

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
"L" Level Output Voltage	V_{OL}	$I_{OL} = 2 \text{ mA}$	—	—	0.45	V
"H" Level Output Voltage	V_{OH}	$I_{OH} = -400 \mu\text{A}$	2.4	—	—	V
		$I_{OH} = -40 \mu\text{A}$	4.2	—	—	V
Input Leak Current	I_{LI}	$0 \leq V_{IN} \leq V_{CC}$	-10	—	10	μA
Output Leak Current	I_{LO}	$0 \leq V_{OUT} \leq V_{CC}$	-10	—	10	μA
Standby Current	I_{CCS}	$\overline{CE} \geq V_{CC} - 0.2 \text{ V}$ $V_{IH} \geq V_{CC} - 0.2 \text{ V}$ $V_{IL} \leq -0.2 \text{ V}$	—	0.1	100	μA
Mean Operating Current	I_{CC}	Memory cycle time: 1 μs	—	—	5	μA


AC CHARACTERISTICS

Parameter	Symbol	V _{CC} = 4.5 V to 5.5 V, Ta = -40 to +80°C 80C85AH 3MHz I/F		V _{CC} = 4.75 V to 5.25 V, Ta = -40 to +70°C 80C85AH 5MHz I/F		Unit	Remarks
		Min.	Max.	Min.	Max.		
Address/latch Setup Time	t _{AL}	50	—	37	—	ns	Load capaci- tance: 150 pF
Latch/address Hold Time	t _{LA}	30	—	30	—	ns	
Latch/read (write) Delay Time	t _{LC}	100	—	40	—	ns	
Read/output Delay Time	t _{RD}	—	170	—	140	ns	
Address/output Delay Time	t _{AD}	—	400	—	330	ns	
Latch Width	t _{LL}	100	—	70	—	ns	
Read/data Bus Floating Time	t _{RDF}	0	100	0	80	ns	
Read (write)/latch Delay Time	t _{CL}	20	—	20	—	ns	
Read (write) Width	t _{CC}	250	—	200	—	ns	
Data In/write Setup Time	t _{DW}	150	—	100	—	ns	
Write/data-in Hold Time	t _{WD}	0	—	25	—	ns	
Recovery Time	t _{RV}	300	—	200	—	ns	
Write/port Output Delay Time	t _{WP}	—	400	—	300	ns	
Port Input/read Setup Time	t _{PR}	70	—	50	—	ns	
Read/port Input Hold Time	t _{RP}	50	—	10	—	ns	
Strobe/buffer Full Delay Time	t _{SBF}	—	400	—	300	ns	
Strobe Width	t _{SS}	200	—	150	—	ns	
Strobe/buffer Empty Delay Time	t _{RBE}	—	400	—	300	ns	
Strobe/interrupt-on Delay Time	t _{SI}	—	400	—	300	ns	
Read/interrupt-off Delay Time	t _{RDI}	—	400	—	300	ns	
Port Input/strobe Setup Time	t _{PSS}	50	—	20	—	ns	
Strobe/port-input Hold Time	t _{PHS}	120	—	100	—	ns	
Strobe/buffer-empty Delay Time	t _{SBE}	—	400	—	300	ns	
Write/buffer-full Delay Time	t _{WBF}	—	400	—	300	ns	
Write/interrupt-off Delay Time	t _{WI}	—	400	—	300	ns	
Time Output Delay Time Low	t _{TL}	—	400	—	300	ns	
Time Output Delay Time High	t _{TH}	—	400	—	300	ns	
Read/data Buse Enable Delay Time	t _{RDE}	10	—	10	—	ns	
Timer Cycle Time	t _{CYC}	320	—	320	—	ns	
Timer Input Rise and Fall Times	t _r , t _f	—	80	—	80	ns	
Timer Input Low Level Time	t ₁	80	—	40	—	ns	
Timer Input High Level Time	t ₂	120	—	70	—	ns	
WRITE to TIMER-IN for writes which start counting	t _{WT}	200	—	200	—	ns	
TIMER-IN to WRITE for writes which start counting	t _{TW}	0	—	0	—	ns	


Note: Timings are measured with V_L = 0.8 V and V_H = 2.2 V for both input and output.

TIMING DIAGRAM


Read Cycle




Write Cycle




Strobe Input Mode




Strobe Output Mode



Basic Input Mode




Basic Output Mode




Note: The DATA BUS timing is the same as the read and write cycles.

Timer Waveforms 1



Note: Periodically output according to the output mode ($m1=1$) programming contents.

Timer Waveforms 2




RAM DATA HOLD CHARACTERISTICS AT LOW SUPPLY VOLTAGE


Item	Symbol	Condition	Specification			Unit
			Min.	Typ.	Max.	
Data Holding Supply Voltage	V_{CCH}	$V_{IN} = 0\text{ V}$ or V_{CC} , $ALE = 0\text{ V}$	2.0	—	—	V
Data Holding Supply Current	I_{CCH}	$V_{CC} = V_{CCH}$, $ALE = 0$ $V_{IN} = 0\text{ V}$ or V_{CC}	—	0.05	20	μA
Setup Time	t_{SU}		30	—	—	ns
Hold Time	t_R		20	—	—	ns

Two ways to place device in standby mode:

(1) Method using \overline{CE}



(2) Method using RESET



Note: In this case, the C/S register is reset, the port is set into the input mode, and the timer stops.

PIN FUNCTION

Symbol	Function
RESET	A high level input to this pin resets the chip, places all three I/O ports in the input mode, resets all output latches and stops timer.
ALE	Negative going edge of the ALE (Address Latch Enable) input latches AD ₀₋₇ , IO/ \overline{M} , and \overline{CE} signals into the respective latches.
AD ₀₋₇	Three-state, bi-directional address/data bus. Eight-bit address information on this bus is read into the internal address latch at the negative going edge of the ALE. Eight bits of data can be read from or written to the chip using this bus depending on the state of the WRITE or READ input.
\overline{CE}	When the \overline{CE} input is high, both read and write operations to the chip are disabled.
IO/ \overline{M}	A high level input to this pin selects the internal I/O functions, and a low level selects the memory.
\overline{RD}	If this pin is low, data from either the memory or ports is read onto the AD ₀₋₇ lines depending on the state of the IO/ \overline{M} line.
\overline{WR}	If this pin is low, data on lines AD ₀₋₇ is written into either the memory or into the selected port depending on the state of the line IO/ \overline{M} line.
PA ₀₋₇ (PB ₀₋₇)	General-purpose I/O pins. Input/output directions can be determined by programming the command/status (C/S) register.
PC ₀₋₅	Three pins are usable either as general-purpose I/O pins or control pins for the PA and PB ports. When used as control pins, they are assigned to the following functions: PC ₀ : A INTR (port A interrupt) PC ₁ : A BF (port A full) PC ₂ : A STB (port A strobe) PC ₃ : B INTR (port B interrupt) PC ₄ : B BF (port B buffer full) PC ₅ : B STB (port B strobe)
TIMER IN	Input to the counter/timer
$\overline{TIMER OUT}$	Timer output. When the present count is reached during timer operation, this pin provides a square-wave or pulse output depending on the programmed control status.
V _{CC}	3-6V power supply
GND	GND


OPERATION

Description

The MSM81C55-5 has three functions as described below.

- 2K-bit static RAM (256 words × 8 bits)
- Two 8-bit I/O ports (PA and PB) and a 6-bit I/O port (PC)
- 14-bit timer counter

The internal register is shown in the figure below, and the I/O addresses are described in the table below.




I/O Address								Selecting Register
A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	
×	×	×	×	×	0	0	0	Internal command/status register
×	×	×	×	×	0	0	1	Universal I/O port A (PA)
×	×	×	×	×	0	1	0	Universal I/O port B (PB)
×	×	×	×	×	0	1	1	I/O port C (PC)
×	×	×	×	×	1	0	0	Timer count lower position 8 bits (LSB)
×	×	×	×	×	1	0	1	Timer count upper position 6 bits and timer mode 2 bits (MSB)

×: Don't care.

(1) Programming the Command/Status (C/S) Register

The contents of the command register can be written during an I/O cycle by addressing it with an I/O address of xxxxx000. Bit assignments for the register are shown below:




Port Control Assignment Table

Pin	ALT1	ALT2	ALT3	ALT4
PC ₀	Input port	Output port	A INTR	A INTR
PC ₁	Input port	Output port	A BF	A BF
PC ₂	Input port	Output port	A STB	A STB
PC ₃	Input port	Output port	Output port	B INTR
PC ₄	Input port	Output port	Output port	B BF
PC ₅	Input port	Output port	Output port	B STB

(2) Reading the C/S Register

The I/O and timer status can be accessed by reading the contents of the Status register located at I/O address xxxxx000. The status word format is shown below:



(3) PA and PB Registers

These registers may be used as either input or output ports depending on the programmed contents of the C/S register. They may also be used either in the basic mode or in the strobe mode.

I/O address of the PA register: xxxxx001

I/O address of the PB register: xxxxx010

(4) PC Register


The PC register may be used as an input port, output port or control register depending on the programmed contents of the C/S register. The I/O address of the PC register is xxxxx011.

(5) Timer

The timer is a 14-bit down counter which counts TIMER IN pulses.

The low order byte of the timer register has an I/O address of xxxxx100, and the high order byte of the register has an I/O address of xxxxx101.

The count length register (CLR) may be preset with two bytes of data. Bits 0 through 13 are assigned to the count length and bits 14 and 15 specify the timer output mode. A read operation of the CLR reads the contents of the counter and the pertinent output mode. The initial value range which can initially be loaded into the counter is 2 through 3FFF hex. Bit assignments to the timer counter and possible output modes are shown in the following.




M ₂	M ₁	
0	0	Outputs a low-level signal in the latter half (Note 1) of a count period.
0	1	Outputs a low-level signal in the latter half of a count period, automatically loads the programmed count length, and restarts counting when the TC value is reached.
1	0	Outputs a pulse when the TC value is reached.
1	1	Outputs a pulse each time the preset TC value is reached, automatically loads the programmed count length, and restarts from the beginning.

- Notes:
1. When counting an asymmetrical value such as (9), a high level is output during the first period of five, and a low level is output during the second period of four.
 2. If an internal counter of the MSM81C55-5 receives a reset signal, count operation stops but the counter is not set to a specific initial value or output mode. When restarting count operation after reset, the START command must be executed again through the C/S register.

Note that while the counter is counting, you may load a new count and mode into the CLR. Before the new count and mode will be used by the counter, you must issue a START command to the counter. Please note the timer circuit on the MSM81C55-5 is designed to be a square-wave timer, not a event counter. To achieve this, it counts down by twos twice in completing one cycle. Thus, its registers do not contain values directly representing the number of TIMER IN pulse received. After the timer has started counting down, the values residing in the count registers can be used to calculate the actual number of TIMER IN pulse required to complete the timer cycle if desired. To obtain the remaining count, perform the following operations in order.

1. STOP the counter
2. Read in the 16-bit value from the count registers.
3. Reset the upper two mode bits
4. Reset the carry and rotate right one position all 16 bits through carry
5. If carry is set, add 1/2 of the full original count (1/2 full count-1 if full count is odd).

Note: If you started with an odd count and you read the count registers before the third count pulse occurs, you will not be able to recognize whether one or two counts have occurred. Regardless of this, the MSM81C55-5 always counts out the right number of pulses in generating the TIMER OUT waveforms.



Note: n is the value set in the CLR. Figures in the diagram refer to counter values

(6) Standby Mode (see page 7)

The MSM81C55-5 is placed in standby mode when the high level at the \overline{CE} input is latched during the negative going edge of ALE. All input ports and the timer input should be pulled up or down to either V_{CC} or GND potential.

When using battery back-up, all ports should be set low or in input port mode. The timer output should be set low. Otherwise, a buffer should be added to the timer output and the battery should be connected to the power supply pins of the buffer.

By setting the reset input to a high level, the standby mode can be selected. In this case, the command register is reset, so the ports automatically set to the input mode and the timer stops.

NOTICE ON REPLACING LOW-SPEED DEVICES WITH HIGH-SPEED DEVICES

The conventional low speed devices are replaced by high-speed devices as shown below. When you want to replace your low speed devices with high-speed devices, read the replacement notice given on the next pages.

High-speed device (New)	Low-speed device (Old)	Remarks
M80C85AH	M80C85A/M80C85A-2	8bit MPU
M80C86A-10	M80C86A/M80C86A-2	16bit MPU
M80C88A-10	M80C88A/M80C88A-2	8bit MPU
M82C84A-2	M82C84A/M82C84A-5	Clock generator
M81C55-5	M81C55	RAM.I/O, timer
M82C37B-5	M82C37A/M82C37A-5	DMA controller
M82C51A-2	M82C51A	USART
M82C53-2	M82C53-5	Timer
M82C55A-2	M82C55A-5	PPI

Differences between MSM81C55-5 and MSM81C55**1) Manufacturing Process**

These devices use a 3 μ Si-CMOS.

2) Design

These devices use the same chip. However, different outgoing inspection standards are used for these devices separately.


3) Electrical Characteristics

"Oki's '96 Data Book for MICROCONTROLLER" describes that the MSM81C55-5 satisfies the electrical characteristics of the MSM81C55.

As shown above, the devices can be replaced without any trouble.

PACKAGE DIMENSIONS


(Unit : mm)



Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).


(Unit : mm)



Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

(Unit : mm)



Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).