DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOP DIP-16

You may also like:
74LS00 74LS00
74LS283 74LS283
74LS47 74LS47
74LS175 74LS175
74LS73 74LS73
74LS245 74LS245

$0.69 ea

2,451 ship on Jun. 25


  • Jameco Part no.: 46447
  • Manufacturer: Major Brands
  • Manufacturer no.: 74LS112
# of units Price
1+ $0.69
10+ $0.59
100+ $0.39

Request a Large Quantity Quote

Dual J-K Negative-Edge-Triggered Flip-Flop

Specifications

This device contains two independent negative-edge-triggered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flop on the falling edge of the clock pulse. The clock triggering occurs at a voltage level and is not directly related to the transition time of the falling edge of the clock pulse. Data on the J and K inputs may be changed while the clock is HIGH or LOW without affecting the outputs as long as the setup and hold times are not violated. A low logic level on the preset or clear inputs will set or reset the outputs regardless of the logic levels of the other inputs.

Report a problem
Suggest a product
Specification Value
FamilyLS
Supply Voltage-Nom (Vsup) (V)5


Report a problem
Suggest a product