IC 74LS175 QUAD D-TYPE FLIP-FLOP

Quad D-Type Flip-Flop

Specifications

This positive-edge-triggered flip-flop utilizes TTL circuitry to implement D-type flip-flop logic. Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either HIGH or LOW level, the D input signal has no effect at the output.

Features

Contains four flip-flops with double-rail outputs

Buffered clock and direct clear inputs

Individual data input to each flip-flop

Typical clock frequency 40MHz

Typical power dissipation per flip-flop: 14mW

Applications

Buffer/storage register

Shift register

Pattern generator

Report a problem
Suggest a product