High-Speed CMOS Logic Decade Counter/Divider with 10 Decoded Outputs
The HC4017 is a high speed silicon gate CMOS 5-stage Johnson counter with 10 decoded outputs. Each of the decoded outputs is normally low and sequentially goes high on the low to high transition clock period of the 10 clock period cycle. The CARRY (TC) output transitions low to high after OUTPUT 10 goes from high to low, and can be used in conjunction with the CLOCK ENABLE (CE) to cascade several stages. The CLOCK ENABLE input disables counting when in the high state. A RESET (MR) input is also provided which when taken high sets all the decoded outputs, except "0", low. The device can drive up to 10 low power Schottky equivalent loads.
Features
Fully Static Operation
Buffered Inputs
Common Reset
Positive Edge Clocking
Balanced Propagation Delay and Transition Times
Significant Power Reduction Compared to LSTTL Logic ICs